Record #16299
A -86dBc reference spurs 1-5GHz 0.13µm CMOS PLL using a dual-path sampled loop filter architecture
Original paper date
Jun 15, 2005
Original DOI
Country
Institution
Open access
No
Article type
Broad categories
Citation lifecycle
How this paper is being cited
Pre-retraction
0
Same day
0
Post-retraction
3
% post-retraction
100.0%
~0.0 citations/yr before retraction · ~0.1 citations/yr after
— citing papers
Who is still citing this work
Loading…